Abstract-Electrical signals recorded from the brain cover a wide range of amplitudes, frequencies, and spatial scales, from spikes and local field potentials (LFP) inside the brain to electrocorticograms (ECoG) and electroencepalograms (EEG) outside. Each of these signal modalities represent different aspects of neural dynamics that can be combined to infer brain state and function in a broader context. We present a 16-channel interface circuit fabricated in a 0.5 µm CMOS process for the selective acquisition and digitization of any of the modalities. Each channel features a fixed gain bandpass amplifier with a tunable frequency response which allows isolation of the signal of interest without hardware modification and a programmable gain/resolution analog to digital converter (ADC). The bandpass amplifier analog front end has an input referred noise of 1.94 µVrms for a bandwidth of 8.2 kHz while drawing 12.2 µA of current from a 3.3 V supply. Experimental recordings with the system show spike signals in rat somatosensory cortex as well as alpha EEG activity in a human subject.
I. INTRODUCTION
Information processing and transmission in the central nervous system is mostly through electrical signals. These signals are generated by individual neurons as action potentials. The single unit activities can be recorded using a microelectrode which is placed very close to the neuron. As the recording site moves away from a single source and becomes larger, it captures the electrical activity from multiple sources in the brain. Due to volume conduction, high frequency components of the spiking activity are filtered out and a broader representation of the ongoing brain activity is produced. Each of these signal has advantages and limitations and can be used to understand the basic mechanisms underlying various brain function as well as in applications such as neuroprosthetics [1] - [6] .
As it can be seen in Table I , different neural modalities are spread out over a wide range of frequencies and amplitudes; from Hz to kHz and from µV to mV. An interface circuit that can acquire and, on demand, isolate desired signals among all the modalities offers obvious advantages over one that is tailored to any individual signal. While the design can be made flexible to accommodate the different signals, it needs to maintain low-noise and low-power performance over all the ranges of operation. Also, any interface circuit should be able to acquire the low frequency content of the signal of interest while rejecting the large DC offset resulting from the electrode tissue interface. Over the years, several VLSI systems have been developed [8] - [18] to meet the requirements of acquiring neural signals. Typically the range of frequencies covered by any one of these systems is limited to one or two signal modalities in order to be efficient for that targeted application. A low noise neural recording amplifier with a bandwidth of 7.2 kHz was described by Harrison et al. [14] . The amplifier had an input-referred noise of 2.2 µV rms while consuming 80 µW from a 5 V supply. A similar amplifier, but with hardware modifications, for acquiring EEG signals was also presented in the same work. The EEG amplifier had a bandwidth of 30 Hz and power dissipation of 0.9 µW while maintaining low input-referred noise. Yazicioglu et al. [16] reported a biopotential acquisition amplifier with a 57 nV/ √ Hz input-referred voltage noise density and 60 µW power consumption. The low noise figure was achieved using chopper stabilization technique and external components. Recently, Perelman et al. [17] showed on-chip amplification and separation of spikes from LFPs. The amplifier draws 75 µA from the supply for an input-referred noise of 3 µV.
Here, we present a 16 channel integrated acquisition system with adjustable filtering, amplification and digitization covering the entire spectrum of neural signals. The system was fabricated in a 0.5 µm 2 poly, 3 metal CMOS process and offered low-noise and low-power performance over the entire range of settings. Results from in vivo testing are also presented. stage voltage amplifier, a Gm-C incremental ∆Σ ADC, a decimating counter, and a daisy-chained parallel-to-serial output register. The amplifier midband gain is set to 40 dB by ratioed poly1/poly2 capacitors (C 1 =C 3 =20 pF and C 2 =C 4 =200 fF). The PMOS transistors M 1 and M 2 in the feedback loop provide a large resistance in the TΩ range for sub-Hz cutoff highpass filtering [14] . This cutoff frequency can be adjusted by changing V hpf which in turn changes the resistance of M 1 and M 2 . The low pass filter cutoff frequency can be tuned for various modalities of neural signals by changing the g m of the front-end amplifier which results in a change in its unity gain frequency, f u . The differential output of the amplifier is digitized using a continuous time Gm-C, incremental ∆Σ ADC. Each channel has a dedicated ADC to decrease the operational frequency and thus the net power consumption. The front end of the ADC consists of an operational trasnconductance amplifier (OTA) which converts the differential voltage output of the amplifier to a current. This current is then compared to the reference current of the ADC and a decision is made [19] . The ADC incorporates a time modulation feedback which allows a digitally programmable gain between 1 and 4096. The structure also allows configuration of the ADC resolution. Both, ADC gain and resolution, are traded off with conversion rate i.e. spikes can be acquired at 16 kS/s with 7 bit resolution and digital gain of one whereas the slower and weaker EEG signals can be acquired at 500 S/s with 12 bit resolution with a digital gain of four. In order to remove any offset in the ADC output caused by mismatch in the ADC stage, a charge pump based circuit adaptively adds or subtracts a small current from the OTA based on the output of the ADC.
II. SYSTEM ARCHITECTURE
The decimator circuitry is implemented as a simple accumulate-and-dump circuit with the counter counting the number of ∆Σ modulator decision bits that are high during a conversion cycle. At the end of the cycle, the number is shifted into a parallel-in serial-out shift register and the modulator is reset. The output registers for the channels are daisy-chained and read out asynchronously in a bit-serial fashion.
III. EXPERIMENTAL RESULTS
The neural interface system was fabricated in a 0.5 µm 3M2P CMOS process through the MOSIS foundry service. The system was designed to run off a 3.3 V supply. The 16 channels occupy 3 mm × 3 mm of silicon area and consume 1.8 mW of power at the maximum bandwidth and speed (8.2 kHz and 16 kS/s). The front end amplifier was characterized independent of the ADC using a lock-in amplifier (Signal Recovery, Oak Ridge, TN). For characterizing the system and in vivo recordings, the digital output of the chip was acquired using a DAQ card (National Instruments, Austin, TX) and read into a computer. Fig. 2 shows the magnitude and phase responses of the amplifier at its maximum and minimum bandwidths. The amplifier had a measured midband gain of 39.6 dB. For Fig. 2a the low pass and high pass cutoff frequencies were set to 0.2 Hz and 8.2 kHz respectively. At these settings, the amplifier consumed 40 µW with an input referred noise of 1.94 µV rms . This results in a noise efficiency factor (NEF) 1 [20] of 2.9. In Fig. 2b the low pass and high pass cutoff frequencies were set to 0.2 Hz and 140 Hz. At these settings, the amplifier consumed 1.1 µW with an input referred noise of 1.65 µV rms yielding an NEF of 3.2. The amplifier's CMRR and PSRR were greater than 76 dB (0.1 Hz-10 kHz). The total harmonic distortion (THD) was less than 1% for signals smaller than 9.4 mV pp . Fig. 3 shows the power spectrum of the recorded digital output of one channel with a 1 mV pp 50 Hz sine wave presented to the frontend amplifier input. The data indicate 1 NEF is a measure of noise power density per unit power dissipation.
A. Chip characterization

NEF is defined as Vn,rms
2I total π·U T ·4kT ·BW . Vn,rms, I total and BW are amplifier's input-referred noise, current consumption and bandwidth respectively. k is Boltzman constant and T is temperature. a THD of 0.3%, and a digital output noise of 0.9 LSB. OTA thermal noise and ADC quantization noise contribute to this increased noise level. Lower quantization noise levels can be attained by higher gain setting for smaller signal amplitudes.
B. in vivo recordings
Spike recordings were performed in a the somatosensory cortex of 200-250 gram male Sprage-Dawley rats using a protocol approved by the Johns Hopkins Animal Care and Use Committee. The rat was fixed in a stereotactic frame (David Kopf Inst., Tujunga, CA) and a window was opened above the somatosensory cortex. A 1 MΩ tungsten electrode (FHC, Bowdoin, ME) was mounted on a micromanipulator and connected to a commercial acquisition device (Tucker Davis Technologies, Alachua, FL). The electrode was moved to obtain spontaneous spike activity from the somatosensory cortex. Once the electrode was in position, it was connected to the neural interface circuit. The recordings were comparable to the commercial device. One spike was manually isolated offline and template matching with Euclidean distance was performed to identify spikes over the entire recording. Fig. 4 shows forty time-aligned spikes from a single unit during the recording.
EEG recordings were performed on a male human subject fitted with a 20-electrode cap with gel-based electrodes (Electro-Cap, Eaton, OH). The O1 electrode located above the occipital lobe was connected to the interface circuit and the subject was asked to periodically open and close his eyes for 30 s intervals. The α activity in the EEG which is centered around 11 Hz is known to increase when the eyes are closed [7] . Fig. 5 shows the power spectral density of the recorded waveform in both states. As it can be seen, 11 Hz α activity is present during eye closure.
IV. CONCLUSIONS
We have presented a fully integrated multichannel neural acquisition system capable of recording a variety of neural signals from spikes to EEG. The front-end amplifier had a fixed gain of 40 dB and incorporated a tunable filter for selective recording of neural biopotentials. The amplifier input referred noise for all bandwidth settings upto 8.2 kHz was below 2 µV rms resulting in a very low noise performace suitable for recording all neural biopotentials. The continuous time ADC in each channel provided additional control on signal amplification and quantization. The configurable resolution setting allows the optimum quantization based on the dynamic range and the frequency content of the signal of interest. The flexibility in bandwidth, gain and quantization allows the system to acquire various neural signals without any modifications in the hardware. The measured performance of the chip is summarized in Table II . The chip was used to acquire spikes from a rat as well as EEG from a human subject. Future work includes packaging and integration of the chip with electrode array for an implantable neural monitoring system. 
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